IP Library › Granted Patent US 5,909,392
Granted Patent Utility
US 5,909,392 · App. 08/948,531

PMOS memory array having OR gate architecture

Inventors: Shang-De Ted Chang, Chinh Nguyen, Guy S. Yuen, Chi-Tay Huang
Patented Case View Patent ↗
Granted: Jun 1, 1999 Filed: Oct 9, 1997
Inventors
Shang-De Ted Chang
Chinh Nguyen
Guy S. Yuen
Chi-Tay Huang
Assignee (at issue)
Programmable Microelectronics Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,909,392
App. No.
08/948,531
Filed
1997-10-09
Granted
1999-06-01
Kind
A