IP Library › Granted Patent US 5,920,600
Granted Patent Utility
US 5,920,600 · App. 08/714,269

Bit phase synchronizing circuitry for controlling phase and frequency, and PLL circuit therefor

Inventors: Nobusuke Yamaoka, Takashi Taya, Akira Yoshida, Shuichi Matsumoto
Patented Case View Patent ↗
Granted: Jul 6, 1999 Filed: Sep 17, 1996
Inventors
Nobusuke Yamaoka
Takashi Taya
Akira Yoshida
Shuichi Matsumoto
Assignee (at issue)
OKI ELECTRIC INDUSTRY CO., LTD.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,920,600
App. No.
08/714,269
Filed
1996-09-17
Granted
1999-07-06
Kind
A