IP Library Granted Patent US 5,943,693
Granted Patent Utility
US 5,943,693 · App. 08/412,555

Algorithmic array mapping to decrease defect sensitivity of memory devices

Inventor: Roger Barth
Patented Case View Patent ↗
Granted: Aug 24, 1999 Filed: Mar 29, 1995
Inventor
Roger Barth
Assignee (at issue)
Intel Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,943,693
App. No.
08/412,555
Filed
1995-03-29
Granted
1999-08-24
Kind
A