IP Library Granted Patent US 5,970,001
Granted Patent Utility
US 5,970,001 · App. 09/035,267

Dynamic RAM provided with a defect relief circuit

Inventors: Hiromasa Noda, Kenji Nishimoto, Yoshitaka Kinoshita, Masakazu Aoki
Patented Case View Patent ↗
Granted: Oct 19, 1999 Filed: Mar 5, 1998
Inventors
Hiromasa Noda
Kenji Nishimoto
Yoshitaka Kinoshita
Masakazu Aoki
Assignee (at issue)
HITACHI, LTD.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 5,970,001
App. No.
09/035,267
Filed
1998-03-05
Granted
1999-10-19
Kind
A