Bus switch having both p- and n-channel transistors for constant impedance using isolation circuit for live-insertion when powered down

Granted: Mar 7, 2000 Filed: Jan 9, 1998

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.