IP Library Granted Patent US 6,041,389
Granted Patent Utility
US 6,041,389 · App. 08/559,379

Memory architecture using content addressable memory, and systems and methods using the same

Inventor: G. R. Mohan Rao
Patented Case View Patent ↗
Granted: Mar 21, 2000 Filed: Nov 16, 1995
Inventor
G. R. Mohan Rao
Assignee (at issue)
E Cirrus Logic, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,041,389
App. No.
08/559,379
Filed
1995-11-16
Granted
2000-03-21
Kind
A