IP Library › Granted Patent US 6,041,401
Granted Patent Utility
US 6,041,401 · App. 09/032,429

Computer system that places a cache memory into low power mode in response to special bus cycles executed on the bus

Inventors: Jens K. Ramsey, Jeffrey C. Stevens, Michael E. Tubbs, Charles J. Stancil
Patented Case View Patent ↗
Granted: Mar 21, 2000 Filed: Feb 27, 1998
Inventors
Jens K. Ramsey
Jeffrey C. Stevens
Michael E. Tubbs
Charles J. Stancil
Assignee (at issue)
Compaq Computer Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,041,401
App. No.
09/032,429
Filed
1998-02-27
Granted
2000-03-21
Kind
A