IP Library Granted Patent US 6,043,684
Granted Patent Utility
US 6,043,684 · App. 08/960,584

Method and apparatus for reducing skew between input signals and clock signals within an integrated circuit

Inventor: Greg J. Landry
Patented Case View Patent ↗
Granted: Mar 28, 2000 Filed: Oct 29, 1997
Inventor
Greg J. Landry
Assignee (at issue)
Cypress Semiconductor Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,043,684
App. No.
08/960,584
Filed
1997-10-29
Granted
2000-03-28
Kind
A