IP Library Granted Patent US 6,043,969
Granted Patent Utility
US 6,043,969 · App. 09/114,718

Ballast resistors with parallel stacked NMOS transistors used to prevent secondary breakdown during ESD with 2.5 volt process transistors

Inventor: Bradley A. Sharpe-Geisler
Patented Case View Patent ↗
Granted: Mar 28, 2000 Filed: Jul 13, 1998
Inventor
Bradley A. Sharpe-Geisler
Assignee (at issue)
Vantis Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,043,969
App. No.
09/114,718
Filed
1998-07-13
Granted
2000-03-28
Kind
A