Clock generating circuit having high resolution of delay time between external clock signal and internal clock signal

Granted: May 30, 2000 Filed: Jun 10, 1998

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.