IP Library Granted Patent US 6,069,928
Granted Patent Utility
US 6,069,928 · App. 08/885,803

Scalable receiver structure for efficient bit sequence decoding

Inventor: Sanjay Gupta
Patented Case View Patent ↗
Granted: May 30, 2000 Filed: Jun 30, 1997
Inventor
Sanjay Gupta
Assignee (at issue)
Cirrus Logic Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,069,928
App. No.
08/885,803
Filed
1997-06-30
Granted
2000-05-30
Kind
A