Multiprocessor computer architecture incorporating a plurality of memory algorithm processors in the memory subsystem

Granted: Jun 13, 2000 Filed: Dec 17, 1997

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.