IP Library › Granted Patent US 6,100,715
Granted Patent Utility
US 6,100,715 · App. 09/212,330

Methods for configuring FPGA's having variable grain blocks and logic for providing time-shared access to interconnect resources

Inventors: Om P. Agrawal, Bradley A. Sharpe-Geisler, Herman M. Chang, Bai Nguyen, Giap H. Tran
Patented Case View Patent ↗
Granted: Aug 8, 2000 Filed: Dec 15, 1998
Inventors
Om P. Agrawal
Bradley A. Sharpe-Geisler
Herman M. Chang
Bai Nguyen
Giap H. Tran
Assignee (at issue)
Vantis Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,100,715
App. No.
09/212,330
Filed
1998-12-15
Granted
2000-08-08
Kind
A