IP Library Granted Patent US 6,136,618
Granted Patent Utility
US 6,136,618 · App. 09/197,251

Semiconductor device manufacturing process diagnosis system suitable for diagnoses of manufacturing process of logic LSI composed of a plurality of logic circuit blocks and diagnosis method thereof

Inventor: Masaru Sanada
Patented Case View Patent ↗
Granted: Oct 24, 2000 Filed: Nov 20, 1998
Inventor
Masaru Sanada
Assignee (at issue)
NEC CORPORATION

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,136,618
App. No.
09/197,251
Filed
1998-11-20
Granted
2000-10-24
Kind
A