IP Library Granted Patent US 6,158,018
Granted Patent Utility
US 6,158,018 · App. 08/978,074

Integrated circuit including patching circuitry to bypass portions of an internally flawed read only memory and a method therefore

Inventors: Eric Bernasconi, Didier Harnay
Patented Case View Patent ↗
Granted: Dec 5, 2000 Filed: Nov 25, 1997
Inventors
Eric Bernasconi
Didier Harnay
Assignee (at issue)
Philips Semiconductors

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,158,018
App. No.
08/978,074
Filed
1997-11-25
Granted
2000-12-05
Kind
A