IP Library Granted Patent US 6,159,795
Granted Patent Utility
US 6,159,795 · App. 09/109,664

Low voltage junction and high voltage junction optimization for flash memory

Inventors: Masaaki Higashitani, Hao Fang, Narbeh Derhacobian
Patented Case View Patent ↗
Granted: Dec 12, 2000 Filed: Jul 2, 1998
Inventors
Masaaki Higashitani
Hao Fang
Narbeh Derhacobian
Assignees (at issue)
Advanced Micro Devices, Inc.
Fujitsu Limited

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,159,795
App. No.
09/109,664
Filed
1998-07-02
Granted
2000-12-12
Kind
A