IP Library Granted Patent US 6,163,550
Granted Patent Utility
US 6,163,550 · App. 08/972,117

State dependent synchronization circuit which synchronizes leading and trailing edges of asynchronous input pulses

Inventors: Jerald K. Alston, Ting Li Chan
Patented Case View Patent ↗
Granted: Dec 19, 2000 Filed: Nov 17, 1997
Inventors
Jerald K. Alston
Ting Li Chan
Assignee (at issue)
QLOGIC Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,163,550
App. No.
08/972,117
Filed
1997-11-17
Granted
2000-12-19
Kind
A