IP Library Granted Patent US 6,163,840
Granted Patent Utility
US 6,163,840 · App. 08/980,168

Method and apparatus for sampling multiple potentially concurrent instructions in a processor pipeline

Inventors: George Z. Chrysos, Jeffrey Adgate Dean, James E. Hicks, Daniel Leibholz, Edward J. McLellan, Carl A. Waldspurger, William E. Weihl
Patented Case View Patent ↗
Granted: Dec 19, 2000 Filed: Nov 26, 1997
Inventors
George Z. Chrysos
Jeffrey Adgate Dean
James E. Hicks
Daniel Leibholz
Edward J. McLellan
Carl A. Waldspurger
William E. Weihl
Assignee (at issue)
Compaq Computer Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,163,840
App. No.
08/980,168
Filed
1997-11-26
Granted
2000-12-19
Kind
A