Method for cost-effective production testing of input voltage levels of the forwarded clock interface of high performance integrated circuits

Granted: Dec 19, 2000 Filed: Jun 10, 1998

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.