IP Library Granted Patent US 6,167,543
Granted Patent Utility
US 6,167,543 · App. 09/063,819

Memory test mode circuit

Inventor: John M. Callahan
Patented Case View Patent ↗
Granted: Dec 26, 2000 Filed: Apr 21, 1998
Inventor
John M. Callahan
Assignee (at issue)
NanoAmp Solutions, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,167,543
App. No.
09/063,819
Filed
1998-04-21
Granted
2000-12-26
Kind
A