IP Library Granted Patent US 6,192,449
Granted Patent Utility
US 6,192,449 · App. 08/629,930

Apparatus and method for optimizing performance of a cache memory in a data processing system

Inventors: Joseph C. Circello, Anup S. Tirumala, Vasudev Bibikar
Patented Case View Patent ↗
Granted: Feb 20, 2001 Filed: Apr 12, 1996
Inventors
Joseph C. Circello
Anup S. Tirumala
Vasudev Bibikar
Assignee (at issue)
Motorola, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,192,449
App. No.
08/629,930
Filed
1996-04-12
Granted
2001-02-20
Kind
A