IP Library Granted Patent US 6,208,556
Granted Patent Utility
US 6,208,556 · App. 09/547,556

Address transition detect timing architecture for a simultaneous operation flash memory device

Inventors: Takao Akaogi, Kazuhiro Kurihara, Tien-Min Chen
Patented Case View Patent ↗
Granted: Mar 27, 2001 Filed: Apr 12, 2000
Inventors
Takao Akaogi
Kazuhiro Kurihara
Tien-Min Chen
Assignees (at issue)
Advanced Micro Devices, Inc.
Fujitsu Limited

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,208,556
App. No.
09/547,556
Filed
2000-04-12
Granted
2001-03-27
Kind
A