IP Library Granted Patent US 6,229,757
Granted Patent Utility
US 6,229,757 · App. 09/315,828

Semiconductor memory device capable of securing large latch margin

Inventors: Kyoichi Nagata, Yasuo Kobayashi
Patented Case View Patent ↗
Granted: May 8, 2001 Filed: May 21, 1999
Inventors
Kyoichi Nagata
Yasuo Kobayashi
Assignee (at issue)
NEC CORPORATION

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,229,757
App. No.
09/315,828
Filed
1999-05-21
Granted
2001-05-08
Kind
A