IP Library › Granted Patent US 6,256,221
Granted Patent Utility
US 6,256,221 · App. 09/507,106

Arrays of two-transistor, one-capacitor dynamic random access memory cells with interdigitated bitlines

Inventors: Wayland Bart Holland, Craig Michael Waller, G. R. Mohan Rao
Patented Case View Patent ↗
Granted: Jul 3, 2001 Filed: Feb 17, 2000
Inventors
Wayland Bart Holland
Craig Michael Waller
G. R. Mohan Rao
Assignee (at issue)
Silicon Aquarius, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,256,221
App. No.
09/507,106
Filed
2000-02-17
Granted
2001-07-03
Kind
A