IP Library Granted Patent US 6,310,822
Granted Patent Utility
US 6,310,822 · App. 09/498,739

Delay locking high speed clock synchronization method and circuit

Inventor: Chiun-Chi Shen
Patented Case View Patent ↗
Granted: Oct 30, 2001 Filed: Feb 7, 2000
Inventor
Chiun-Chi Shen
Assignee (at issue)
Etron Technology, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,310,822
App. No.
09/498,739
Filed
2000-02-07
Granted
2001-10-30
Kind
A