IP Library › Granted Patent US 6,312,963
Granted Patent Utility
US 6,312,963 · App. 09/245,812

Methods for determining on-chip interconnect process parameters

Inventors: Shih-tsun Alexander Chou, Keh-Jeng Chang, Robert G. Mathews
Patented Case View Patent ↗
Granted: Nov 6, 2001 Filed: Feb 4, 1999
Inventors
Shih-tsun Alexander Chou
Keh-Jeng Chang
Robert G. Mathews
Assignee (at issue)
SEQUENCE DESIGN LTD.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,312,963
App. No.
09/245,812
Filed
1999-02-04
Granted
2001-11-06
Kind
A