IP Library Granted Patent US 6,315,540
Granted Patent Utility
US 6,315,540 · App. 09/680,915

Molding die for concurrently molding semiconductor chips without voids and wire weep

Inventor: Hisayuki Tsuruta
Patented Case View Patent ↗
Granted: Nov 13, 2001 Filed: Oct 6, 2000
Inventor
Hisayuki Tsuruta
Assignee (at issue)
NEC CORPORATION

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,315,540
App. No.
09/680,915
Filed
2000-10-06
Granted
2001-11-13
Kind
A