IP Library Granted Patent US 6,316,987
Granted Patent Utility
US 6,316,987 · App. 09/453,368

Low-power low-jitter variable delay timing circuit

Inventors: William J. Dally, Ramin Farjad-Rad, Teva J. Stone, Xiaoying Yu, John W. Poulton
Patented Case View Patent ↗
Granted: Nov 13, 2001 Filed: Dec 1, 1999
Inventors
William J. Dally
Ramin Farjad-Rad
Teva J. Stone
Xiaoying Yu
John W. Poulton
Assignee (at issue)
Velio Communications, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,316,987
App. No.
09/453,368
Filed
1999-12-01
Granted
2001-11-13
Kind
A