IP Library Granted Patent US 6,326,853
Granted Patent Utility
US 6,326,853 · App. 09/383,328

Circuitry, architecture and method(s) for phase matching and/or reducing load capacitance, current and/or power consumption in an oscillator

Inventors: Nathan Y. Moyal, Mark J. Marlett
Patented Case View Patent ↗
Granted: Dec 4, 2001 Filed: Aug 26, 1999
Inventors
Nathan Y. Moyal
Mark J. Marlett
Assignee (at issue)
Cypress Semiconductor Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,326,853
App. No.
09/383,328
Filed
1999-08-26
Granted
2001-12-04
Kind
A