Self aligned method of forming a semiconductor memory array of floating gate memory cells and a memory array made thereby

Granted: Dec 11, 2001 Filed: Sep 22, 1999

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.