Integrated circuit having hardware circuitry to prevent electrical or thermal stressing of the silicon circuitry

Granted: Dec 11, 2001 Filed: Aug 14, 1998

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.