IP Library Granted Patent US 6,331,949
Granted Patent Utility
US 6,331,949 · App. 09/745,526

Circuit for storing and latching defective address data for a nonvolatile semiconductor memory device having redundant function

Inventor: Yasuaki Hirano
Patented Case View Patent ↗
Granted: Dec 18, 2001 Filed: Dec 26, 2000
Inventor
Yasuaki Hirano
Assignee (at issue)
SHARP KABUSHIKI KAISHA

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,331,949
App. No.
09/745,526
Filed
2000-12-26
Granted
2001-12-18
Kind
A