IP Library Granted Patent US 6,353,552
Granted Patent Utility
US 6,353,552 · App. 09/817,951

PLD with on-chip memory having a shadow register

Inventors: Stephen P. Sample, Michael Butts, Kevin A. Norman, Rakesh Patel, Chao-Chiang Chen
Patented Case View Patent ↗
Granted: Mar 5, 2002 Filed: Mar 26, 2001
Inventors
Stephen P. Sample
Michael Butts
Kevin A. Norman
Rakesh Patel
Chao-Chiang Chen
Assignees (at issue)
Altera Corporation
Quickturn Design Systems, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,353,552
App. No.
09/817,951
Filed
2001-03-26
Granted
2002-03-05
Kind
B2