IP Library Granted Patent US 6,376,380
Granted Patent Utility
US 6,376,380 · App. 09/652,601

Method of forming memory circuitry and method of forming memory circuitry comprising a buried bit line array of memory cells

Inventors: Sanh D. Tang, Raj Narasimhan
Patented Case View Patent ↗
Granted: Apr 23, 2002 Filed: Aug 30, 2000
Inventors
Sanh D. Tang
Raj Narasimhan
Assignee (at issue)
Micron Technology, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,376,380
App. No.
09/652,601
Filed
2000-08-30
Granted
2002-04-23
Kind
B1