IP Library Granted Patent US 6,434,721
Granted Patent Utility
US 6,434,721 · App. 09/541,642

Method and apparatus for constraint graph based layout compaction for integrated circuits

Inventors: Venkata K. R. Chiluvuri, Alexander Marchenko, Mikhail Sotnikov
Patented Case View Patent ↗
Granted: Aug 13, 2002 Filed: Apr 3, 2000
Inventors
Venkata K. R. Chiluvuri
Alexander Marchenko
Mikhail Sotnikov
Assignee (at issue)
Motorola, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,434,721
App. No.
09/541,642
Filed
2000-04-03
Granted
2002-08-13
Kind
B1