IP Library Granted Patent US 6,434,732
Granted Patent Utility
US 6,434,732 · App. 09/823,104

Semiconductor circuit design methods employing spacing constraints

Inventor: Werner Juengling
Patented Case View Patent ↗
Granted: Aug 13, 2002 Filed: Mar 29, 2001
Inventor
Werner Juengling
Assignee (at issue)
Micron Technology, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,434,732
App. No.
09/823,104
Filed
2001-03-29
Granted
2002-08-13
Kind
B1