IP Library Granted Patent US 6,449,188
Granted Patent Utility
US 6,449,188 · App. 09/884,565

Low column leakage nor flash array-double cell implementation

Inventor: Richard Fastow
Patented Case View Patent ↗
Granted: Sep 10, 2002 Filed: Jun 19, 2001
Inventor
Richard Fastow
Assignee (at issue)
Advanced Micro Devices, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,449,188
App. No.
09/884,565
Filed
2001-06-19
Granted
2002-09-10
Kind
B1