IP Library › Granted Patent US 6,466,484
Granted Patent Utility
US 6,466,484 · App. 10/056,107

Nonvolatile semiconductor memory device capable of suppressing reduction of bit line potential in write-back operation and erase method

Inventors: Kiyohiko Sakakibara, Susumu Takeuchi, Makoto Yamamoto, Kunio Tani, Yukio Nakamoto, Tomohisa Iba
Patented Case View Patent ↗
Granted: Oct 15, 2002 Filed: Jan 28, 2002
Inventors
Kiyohiko Sakakibara
Susumu Takeuchi
Makoto Yamamoto
Kunio Tani
Yukio Nakamoto
Tomohisa Iba
Assignees (at issue)
MITSUBISHI ELECTRIC CORPORATION
MITSUBISHI ELECTRIC ENGINEERING COMPANY, LIMITED

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,466,484
App. No.
10/056,107
Filed
2002-01-28
Granted
2002-10-15
Kind
B2