IP Library Granted Patent US 6,466,504
Granted Patent Utility
US 6,466,504 · App. 09/590,619

Compilable block clear mechanism on per I/O basis for high-speed memory

Inventor: Richard S. Roy
Patented Case View Patent ↗
Granted: Oct 15, 2002 Filed: Jun 8, 2000
Inventor
Richard S. Roy
Assignee (at issue)
Virage Logic Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,466,504
App. No.
09/590,619
Filed
2000-06-08
Granted
2002-10-15
Kind
B1