IP Library Granted Patent US 6,483,754
Granted Patent Utility
US 6,483,754 · App. 09/859,268

Self-time scheme to reduce cycle time for memories

Inventor: Ghasi R. Agrawal
Patented Case View Patent ↗
Granted: Nov 19, 2002 Filed: May 16, 2001
Inventor
Ghasi R. Agrawal
Assignee (at issue)
LSI Logic Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,483,754
App. No.
09/859,268
Filed
2001-05-16
Granted
2002-11-19
Kind
B1