IP Library Granted Patent US 6,490,441
Granted Patent Utility
US 6,490,441 · App. 09/553,893

Tuning circuit device with built-in band pass integrated on semiconductor substrate together with PLL circuit

Inventor: Hitoshi Saito
Patented Case View Patent ↗
Granted: Dec 3, 2002 Filed: Apr 20, 2000
Inventor
Hitoshi Saito
Assignee (at issue)
NEC CORPORATION

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,490,441
App. No.
09/553,893
Filed
2000-04-20
Granted
2002-12-03
Kind
B1