Synchronous latching bus arrangement for interfacing discrete and/or integrated modules in a digital system and associated method

Granted: Dec 10, 2002 Filed: Oct 1, 1997

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.