IP Library Granted Patent US 6,496,048
Granted Patent Utility
US 6,496,048 · App. 09/620,683

System and method for accurate adjustment of discrete integrated circuit delay lines

Inventor: Mark Ronald Sikkink
Patented Case View Patent ↗
Granted: Dec 17, 2002 Filed: Jul 20, 2000
Inventor
Mark Ronald Sikkink
Assignee (at issue)
Silicon Graphics, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,496,048
App. No.
09/620,683
Filed
2000-07-20
Granted
2002-12-17
Kind
B1