IP Library Granted Patent US 6,496,404
Granted Patent Utility
US 6,496,404 · App. 09/993,105

Memory system for use on a circuit board in which the number of loads is minimized

Inventors: Larry Fiedler, Simon Thomas, Barry A. Wagner
Patented Case View Patent ↗
Granted: Dec 17, 2002 Filed: Nov 6, 2001
Inventors
Larry Fiedler
Simon Thomas
Barry A. Wagner
Assignee (at issue)
Nvidia Corporation

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,496,404
App. No.
09/993,105
Filed
2001-11-06
Granted
2002-12-17
Kind
B1