IP Library Granted Patent US 6,496,957
Granted Patent Utility
US 6,496,957 · App. 09/265,565

Design evaluating method and apparatus for assisting circuit-board assembly

Inventor: Koichi Kumagai
Patented Case View Patent ↗
Granted: Dec 17, 2002 Filed: Mar 10, 1999
Inventor
Koichi Kumagai
Assignee (at issue)
SUMITOMO ELECTRIC INDUSTRIES, LTD.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,496,957
App. No.
09/265,565
Filed
1999-03-10
Granted
2002-12-17
Kind
B1