IP Library Granted Patent US 6,499,129
Granted Patent Utility
US 6,499,129 · App. 09/357,940

Method of estimating performance of integrated circuit designs

Inventors: Arvind Srinivasan, Haroon Chaudhri, Alexandre Zavorine
Patented Case View Patent ↗
Granted: Dec 24, 2002 Filed: Jul 21, 1999
Inventors
Arvind Srinivasan
Haroon Chaudhri
Alexandre Zavorine
Assignee (at issue)
Circuit Semantics, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,499,129
App. No.
09/357,940
Filed
1999-07-21
Granted
2002-12-24
Kind
B1