IP Library Granted Patent US 6,507,067
Granted Patent Utility
US 6,507,067 · App. 08/692,936

Flash EEPROM with integrated device for limiting the erase source voltage

Inventors: Lorenzo Fratin, Leonardo Ravazzi, Carlo Riva
Patented Case View Patent ↗
Granted: Jan 14, 2003 Filed: Jul 31, 1996
Inventors
Lorenzo Fratin
Leonardo Ravazzi
Carlo Riva
Assignee (at issue)
STMICROELECTRONICS S.r.l.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,507,067
App. No.
08/692,936
Filed
1996-07-31
Granted
2003-01-14
Kind
B1