Technique for efficient logic power gating with data retention in integrated circuit devices

Granted: Jan 28, 2003 Filed: Mar 14, 2002

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.