IP Library Granted Patent US 6,522,594
Granted Patent Utility
US 6,522,594 · App. 09/897,704

Memory array incorporating noise detection line

Inventor: Roy E. Scheuerlein
Patented Case View Patent ↗
Granted: Feb 18, 2003 Filed: Jun 29, 2001
Inventor
Roy E. Scheuerlein
Assignee (at issue)
MATRIX SEMICONDUCTOR, INC.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,522,594
App. No.
09/897,704
Filed
2001-06-29
Granted
2003-02-18
Kind
B1