Integrated circuit configuration for testing transistors, and a semiconductor wafer having such a circuit configuration

Granted: Mar 4, 2003 Filed: Jun 7, 2001

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.